Abstract-We present a novel, highly efficient functional test generation methodology for synchronous sequential circuits. We generate test vectors for the growth (G) and disappearance (D) faults using a cube description of the finite state machine (FSM). Theoretical results establish that these tests guarantee a complete coverage of stuck faults in combinational and sequential circuits, synthesized through algebraic transformations. The truth table of the combinational logic of the circuit is modeled in the form known as personality matrix (PM) and vectors are obtained using highly efficient cube-based test generation method of programmable logic arrays (PLA). Sequential circuits are modeled as arrays of time-frames and new algorithms for state justification and fault propagation through faulty PLA's are derived. We also give a fault simulation procedure for G and D faults. Experiments show that test generation can be orders of magnitude faster and achieves a coverage of gate-level stuck faults that is higher than a gate-level sequential-circuit test generator. Results on a broad class of small to large synthesis benchmark FSM's from MCNC support our claim that functional test generation based on G and D faults is a viable and economical alternative to gate level ATPG, especially in a logic synthesis environment. The generated test sequences are implementation-independent and can be obtained even when details of specific implementation are unavailable. For the ISCAS'89 benchmarks, available only in multilevel netlist form, we extract the PM and generate functional tests. Experimental results show that a proper resynthesis improves the stuck fault coverage of these tests.
I. INTRODUCTION
The growth (G) and disappearance (D) faults in the combinational function of a circuit are a subset of the faults normally modeled in the programmable logic array (PLA) implementation [l] . It is known that the tests for G and D faults cover all stuck faults in any two level implementation of the combinational logic [2] . For certain synthesis styles [3] , [4] , these tests will also cover all single stuck faults in the multilevel combinational circuit.
The main contribution of this paper is a sequential circuit test generation algorithm based on the G and D fault model and its implementation. Many sequential circuit test generators use the timeframe expansion method where the circuit is represented as an iterative array of its combinational logic [5] . At the core of such a method, there usually is a combinational test generation algorithm. In order to find a test sequence, the test generator repeatedly uses the combinational algorithm. Thus, the overall efficiency depends upon how well this algorithm performs. We model the combinational logic at the functional level by its personality matrix (PM) and develop an efficient cube-based test-generation algorithm to obtain test sequences for G and D faults in the finite state machine (FSM). Our recent research [2] , [6] has shown the feasibility of this approach. In this paper, we give the theoretical validation of the fault model along with the algorithms and experimental results on a broad range of synthesized sequential circuits.
Earlier approaches to functional test generation for a combinational circuit include the derivation of a universal test set (UTS) assuming specific implementation of the function that is either a unate gate network [7] or some other restricted gate network [7] , [8] . A UTS is derived from an extended truth table of minterms and is unique for a given function. In our approach, the tests derived for G and D faults from the minimal sum of products (SOP) form of a function are not unique for the function. For most of the practical circuits that are binate, the size of the UTS is 2" [8] , where n is the number of inputs to the function, whereas the size of the tests for G and D faults is much smaller.
Recent approaches [9] , [lo] to functional test generation for sequential circuits rely on the transition fault model. Although a test for a transition fault is found very quickly, the number of single transition faults can he very large even for relatively small machines. Furthermore, in some cases, it becomes necessary to consider multiple transition faults to achieve adequate single stuck-fault coverage. In our approach, the number of functional (G and D) faults is quite reasonable and is generally of the same order as the number of single stuck faults in gate-level implementations of the sequential function. Still, like other functional approaches, our method also generates implementation independent test sequences. These tests have been shown to achieve high fault coverage of stuck faults in specific multilevel implementations and the test generation can be performed much faster compared to the conventional gate-level methods.
Ghosh et. al.
[ll] use a cube based technique for justification and propagation on the fault free FSM, employing the ON and OFF sets of the PO'S and next state outputs. In our approach, we use the faulty FSM for state justification and fault propagation to generate valid test sequences. We only require the ON sets of the PO and next state functions. Even though we target G and D faults in the extracted PLA, the advantage of this fault model is that the test sequences can be applied to any multilevel implementation of the sequential function synthesized using algebraic factorization. The method of Ghosh et. al. [l 11 specifically targets the stuck faults of the given implementation. If their method is used to target faults in the two-level logic equivalent circuit, then the tests will he suitable for other implementations. However, the use of our functional technique will still save time in comparison to the gate level technique, as shown in Section IV. Another difference in their approach is that justification sequences always start from a reset state, whereas we continue from the final state of the previous test sequence. Other approaches [12]-[14] use manipulation of the state transition graph (STG) for obtaining justification and propagation sequences. Among these, 1121 achieves the best performance through the use of binary decision diagrams.
Our functional test generation method is particularly suited to an automatic synthesis environment. In the synthesis of FSM's, after the state assignment is done, the circuit is described as a combinational function. The description at this point is often in the form of Boolean cubes and resembles the functional specification of a PLA in the PM form. A nomedundant form of the PM is easily obtained using the available tools [15] , and is the input to our test generator. For the tests to retain their fault coverage, it is preferable to use only the testability preserving transformations [3] , [4] in the synthesis of multilevel logic from the two-level single-output minimized form.
For circuits that are available only in the multilevel netlist form, we extract the PM. As shown by Kohavi and Kohavi [16] , if the PM is irredundant then the tests derived for a subset of the G and D faults will cover all stuck faults in the original circuit. These target faults are obtained from a fanout free transformation of the circuit, allowing fanouts only on PI's. Thus, the tests are specific to the given circuit.
To cover stuck faults in all multilevel circuits synthesized through algebraic factoring, one must consider all G and D faults.
Even though most of the multilevel logic is synthesized from a single two-level minimized PM, there are cases like the arithmetic or parity functions where the number of cubes in the two-level SOP form is exponential in the number of PI's. Our method presently cannot handle these cases efficiently. However, the technique can he extended to large gate-level combinational and sequential circuits if we partition them into interconnections of moderately sized functional blocks. Each functional block can then be represented as a PM and justification and propagation algorithms can be extended to handle such an interconnection of PM's. The complexity of test generation in an interconnection of PM's will range between the test generation complexity for a single PM and that for an interconnection of primitive gates like AND, OR, NAND, NOR, and NOT. The partitioning approach needs further investigation.
In Section LI, we present the basic technique of test generation for PLA's. The validation of the G and D fault model with theoretical results is presented in Section 111. Functional test generation for the synthesized combinational and sequential circuits is described in detail with experimental results in Sections IV and V, respectively. In Section VI, we present the results of functional test generation for general combinational and sequential circuits that are already available in the multilevel form. We also give results after resynthesizing these circuits by algebraic factorization. The results of a prototype implementation of our functional test generator are compared to those of a gate-level commercial ATPG tool, Gentest [17] , to demonstrate the efficiency of our approach.
BACKGROUND
In this section, we review the technique of cube based test generation for combinational PLA's. Fig. l(a) shows the PM description of the combinational portion of an example FSM having two primary inputs (PI's) R and I . one flip-flop (FF), and one primary output (PO) C. The FF output that feeds hack into the combinational logic is the present state (PS) input and the F F input is the next state output ( N S ) of the combinational logic. Fig. l(b) shows the Karnaugh maps of the PO and next state functions. A missing literal in a product term causes a G fault. If the literal corresponding to the j t h input cJ is missing from product term p i , the corresponding G fault is denoted as G(i,j). For example, if the literal I is missing from product term p l , then this product term will grow as shown by the dotted lines in the Karnaugh map in Fig. l(b) . This is the fault G(1,2). A missing product term from an output function in the OR array causes a D fault. If the product term p i is missing from the kth output function, the corresponding D fault is denoted as D ( i , k ) . For example, the fault D(2, 1) will cause the product term p 2 to vanish from the Karnaugh map of the first output function NS in Fig. l(b) . For the G fault G ( i , j ) > we define the candidate test cube (CTC) as the cube p i with the jth input complemented. For the D fault D ( i , k ) , the CTC is defined as the cube p i itself. For a PM, we define PTLIST(i? k ) as the set of product terms connected to the kth output function excluding p i . For the PM in Fig. 1 , PTLIST(2,l) = p 3 = We assume that the reader is familiar with the basic cube operations [ 181 such as union (U) , intersection (n) , and set difference or sharp (#) . Now the tests for the fault G ( i , j ) and D ( i , k ) detected on the kth output (provided p i is connected to this output) can be given as CTC # PTLIST(1'; k ) , where the appropriate definition of CTC is used. A G fault may be detectable on any output fed by the affected product term, but a D fault can only be detected at the output whose function is affected by the fault.
Consider the fault G(2,3) in the PM of [19] . The generation of a complete test sequence for FSM's is discussed in detail in Section V.
FAULT MODEL
The functional faults we consider for test generation are a subset of the crosspoint faults, commonly used to model defects in PLA's [l] . Of the four types of crosspoint faults, namely, growth (G), shrinkage (S), appearance (A), and disappearance (D) faults, we have chosen only the G and D faults as the target faults for combinational and sequential logic circuits. We will refer to them as functional faults since they have a direct representation in the Boolean function of the circuit. The primary usefulness of G and D faults stems from their ability to model stuck faults in irredundant two-level circuits and a certain class of multilevel combinational circuits as shown by the following results available in the literature. i) All single stuck faults in an irredundant two-level single or multiple output circuit are detected by the tests for G and D faults of the equivalent PLA, provided the tests set each PO to zero at least once [20] . ii) In an irredundant two-level circuit in which all single stuck faults are detectable, the test vectors for all single stuck faults will also detect all multiple stuck faults, provided we can find an ordering 21 . . . zq among the q output functions such that all stuck faults in the subcircuit feeding output zJ are detected via one or more outputs il . . . zt (1 5 i 5 j 5 q ) [20] . This result, together with result i) implies that the test vectors that detect all single G and D faults in the equivalent PLA, will detect all multiple stuck faults in the irredundant two-level multiple output circuit provided the vectors conform to an output ordering constraint. Such a constraint can be easily satisfied by any test generator. iii) If we only use algebraic factorization of the minimized irredundant two-level single output Boolean function to realize a multilevel circuit, then all multiple faults in the multilevel circuit will be testable [3] . Also, the test vectors that detect all single stuck faults in the irredundant two-level single output circuit will cover all single and multiple stuck faults in the synthesized multilevel circuit. iv) Testability preserving transformations consisting of algebraic factorization, applied to any prime and irredundant single output minimized two-level combinational circuit, preserve single fault testability [4] . This means that the tests for all single stuck faults in the original two-level circuit will cover all single stuck faults in the synthesized (transformed) multilevel circuit. In all of our experiments, it was observed that the functional vectors gave 100% fault coverage for single stuck faults in the synthesized multilevel circuits. For our theorems and experiments we use testability preserving 1) Single output minimization of the PM that guarantees the function to be prime and irredundant with respect to every output and, hence, completely multifault testable; 2) Synthesis of the above PM using only algebraic factorization. According to our experience, single-output minimization may not lead to any significant increase in area compared to multiple-output minimization. We conducted an experiment on 26 of the MCNC91 synthesis benchmark FSM's and 18 of the ISCAS89 benchmark circuits. For each circuit we obtained both single-output and multipleoutput minimized forms using ESPRESSO. We then synthesized these functions using SIS 1.1 program obtained from University of California, Berkeley, which implements single cube, multiple cube, and complement extraction. The program provides the size synthesis that consists of the following.
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and D faults using the above method is straightforward and allows of multilevel implementations in terms of the literal count. For the 44 circuits we synthesized, the multiple-output minimization procedure required -9.3% to +69.0% more literals as compared to the single-output minimization procedure. Rajski and Vasudevamurthy [4] use a synthesis technique consisting of single cube, double cube, complement and dual expression extraction that results in a large area overhead for single-output minimized circuits. In their results, the area overhead for multiple-output minimization and synthesis compared to single-output minimization and synthesis was -49.1% to +7.1%. The smaller overhead for single-output minimized circuits as we obtained by SIS is probably due to multiple-cube extraction in synthesis. It is worth mentioning that the circuit speed can be improved by retiming transformations that are known to preserve the fault coverage of tests [21] . Preceding results lead to the following theorem.
Theorem I : The test sequences for the single G and D faults of a single output minimized PM will cover all single (and multiple) stuck faults in the multilevel combinational circuit that is synthesized using testability preserving transformations.
Pro08 A single output minimized PM is prime and irredundant with respect to every output and there is no product term sharing for any output. Let N1 be a single output minimized PM, N2 the equivalent two-level AND-OR circuit, and let N3 be synthesized from N l using only algebraic factorization. Algebraic factorization ensures that N3 is also prime and irredundant with respect to every output [4] . The test set for single G and D faults in N1 will cover all multiple G and D faults in N1 and all single and multiple stuck faults in N2 as the output ordering criteria according to result ii) is automatically satisfied. Now every single and multiple stuck fault in N3 has an equivalent single or multiple stuck fault in N2 according to results iii) and iv). Therefore, the test vectors derived for single G and D faults of N1 will cover all single and multiple stuck faults in the multilevel combinational circuit N3 that is synthesized using Theorem 1 is not directly applicable to sequential circuits or FSM as the results i)-iv) are valid only for combinational circuits. It should be noted that the tests for G and D faults of the PM of an FSM do not guarantee a complete coverage of all single stuck faults on those PI's and PS stem lines that have fanouts leading only to the next state (NS) lines (and not to any PO), and the multiple stuck faults (whose fault effects lead only to NS lines) in the equivalent two-level (AND-OR) FSM (and the multilevel synthesized circuit). This is due to the fact that these PI and PS stem faults and the multiple stuck faults are equivalent to multiple G and D faults, and can be masked in the reconvergence structure across the time frames in an Iterative Logic Array (ILA) model of the FSM, if they are not explicitly targeted for test generation. If, however, the G and D fault tests of a single output minimized PM of an FSM cover all single stuck faults of an equivalent two-level (AND-OR) FSM, then these tests will also cover all single stuck faults of the multilevel FSM whose combinational portion is synthesized using testability preserving transformations. For complete single stuck fault coverage of the synthesized FSM, in addition to the single G and D faults, a few of the multiple G and D faults that are equivalent to the PUPS stem faults may have to be considered for test generation (only if they are not already covered by the single G and D tests). Test generation for multiple G and D faults in our cube based algorithm is as simple as test generation for single G and D faults. Introduction of multiple G and D faults involves changing more than one bit in the PM for the faulty FSM. This multiple fault is introduced only during justification and propagation, whereas for the activation vector any of the tests for the constituent single G or D fault will be sufficient to activate the multiple fault.
Theorem 2: The test sequences for the single G and D faults in a single output minimized PM of an FSM will cover all single stuck testability preserving transformations. 0 faults, except the faults on the PI and PS stem lines (that have fanouts leading only to NS lines and not to any PO) in the equivalent twolevel AND-OR FSM and the multilevel FSM whose combinational portion is synthesized using testability preserving transformations.
Prooj By results i) and ii), the single G and D faults of a single output minimized PM will cover all single and multiple faults in the equivalent two-level AND-OR combinational circuit. This is because the output ordering requirement is implicitly satisfied by a single output minimized PM, as there are no shared product terms.
Let N1 be a single output minimized PM and N2 the equivalent two-level AND-OR circuit. The multilevel circuit N3 is synthesized from N1 using only algebraic transformations. According to Theorem 1, the vector set T1 that detects all single G and D faults in N1, will also detect all multiple G and D faults in N1, and all single and multiple stuck faults in N2 and N3, as every fault in N3 has an equivalent fault in N2 [3], [4] . Now FF's are added to N1, N2, and N3 to form sequential circuits. Some of the PI's which are transformed to PS inputs become uncontrollable and some of the PO'S which are transformed into NS outputs become unobservable in a single time frame. Now the single G and D fault test set for FSM N1 does not guarantee to cover all multiple G and D faults as these faults may get masked in the fanout reconvergence structure across time frames in the ILA model of the FSM.
The vector set T1 (derived for N1) consists of activation vectors for all faults (single and multiple) in FSM's N2 and N3. The STG's for FSM's N1, N2, and N3 are identical for the good circuits. For every single fault f 3 in FSM N3 there is an equivalent single fault f 2 in FSM N2 [4] , and an equivalent single G or D fault f l (or a multiple G and D fault for the PUPS stems that have fanouts) in FSM N I . If t l is the activation vector in T1 for f l . t l is also the activation vector for f2 and f 3 . The STG with f 3 for FSM N3 is exactly the same as the STG with f 2 for FSM N2, and the STG with fl for FSM N1. Therefore, if PS of t l can be justified in FSM N1, it can also be justified in FSM's N2 and N3, and the justification sequence is the same for all three FSM's, N1, N2, and N3. Similarly, if the good and faulty NS of t l can be differentiated in FSM N1, they can be differentiated in FSM's N2 and N3, and the propagation sequence will be same in all FSM's. The presence of a justification and propagation sequence for a fault entirely depends on the STG and is independent of the structure of any particular implementation. As the PIPS stem (that have fanouts leading only to NS lines and not to any PO) faults in FSM's N2 and N3 are equivalent to a multiple G and D fault in FSM N1, these faults are not guaranteed to be detected by the test set for single G and D faults of FSM N1. The single G and D faults that are equivalent to all other single stuck faults (except PIPS stem faults having no branches leading to a PO) of the FSM's N2 and N3, are explicitly considered for test generation in the FSM N1. The stuck faults on the stem of a PUPS line which have at least one fanout branch leading to a PO, will be detected by the single G or D fault on this fanout branch leading to the PO, as such faults will be detected in a single time frame. Hence, if all single G and D faults are detected in the FSM N l by the test sequence S1, the same sequence S1 will cover all single stuck faults except the PI and PS stem line (that do not have a fanout branch leading to a PO) faults and the multiple stuck faults in the equivalent two-level FSM N2 and the synthesized FSM N3.
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Iv. FUNCTIONAL TEST GENERATION FOR SYNTHESIZED COMBINATIONAL CIRCUITS
We implemented a new cube based test generation and fault simulation program, GDCOMB, in C language. Tests can be generated using any PLA test generation algorithm [19] , [22] of considering all crosspoint faults, we only generate tests for G and D faults, and perform fault simulation after every vector is generated. Fault simulation involves finding the Hamming distance between the test vector and the product terms. A G fault (D fault) on a product term is detected if the distance between the product term cube and the test vector is one (zero) and no other product term cube with a zero distance from the test vector is connected to the same output. We employed GDCOMB to derive tests from the PM description of the combinational portion of 26 of the MCNC synthesis benchmark FSM's. These results are given in Table I . GDCOMB derived vectors to cover all G and D faults. The multilevel combinational circuits were synthesized from the single-output minimized twolevel description, employing algebraic factorization and a simple technology mapping scheme that uses only primitive gates of up to four inputs and inverters. The synthesis system MIS [23] was used in our experiments. Single-output minimization does not lead to any large increase in area (10 out of 44 circuits had up to 10% increase in area) compared to multiple-output minimization. Any degradation in performance can be improved by retiming transformations, which preserve the fault coverage of tests [21] . Functional vectors (derived by GDCOMB) were then used to simulate all collapsed single stuck faults in synthesized multilevel implementations of these circuits. The coverage, as shown in Table I , was 100% for all circuits. Since only testability preserving transformations [3] , [4] were employed, the 100% fault coverage was expected. The two-level and multilevel combinational circuits of the FSM's were irredundant with respect to single stuck faults. --both test generators could cover all faults, the run times of GDCOMB are significantly better. Vector sets of Gentest are, however, smaller. This is because the vector sets of GDCOMB are independent of the implementation. Such implementation-independent tests can also be derived from Gentest if vectors are generated for all single stuck faults in two-level AND-OR circuits. Actual experiments showed that the fault set size and vector set size were comparable to those of the G and D faults and the GDCOMB tests, but the run times of Gentest were even higher than those given in Table I . The use of test vectors generated from two-level AND-OR description was reported by Dave and Pate1 [24] .
To examine the importance of testability preserving transformations in synthesis, we experimented with the circuit styr. A multilevel implementation of this circuit was synthesized from a multiple-output minimized PM description of the function, and a technology mapping that used a standard-cell library. Multiple-output minimization does not guarantee the function to be prime and irredundant with respect to every output. The multiple output minimized PM of styr had only 118 cubes as compared to 228 in the single-output minimized version, and the number of gates in the synthesized multilevel circuit were 277 and 379, respectively. GDCOMB obtained a test set of 391 vectors for the 1239 G and D faults in the PM description in 0.7 s. However, the vectors covered only 99.45% (i.e., 1085 of 1091) of detectable stuckfaults in this multilevel implementation. Multiple-output minimized circuits need not be prime and irredundant with respect to each output, which is a necessary condition for preservation for multifault testability. Multiple-output minimized circuits may contain redundant multiple faults which would transform into a redundant single fault after algebraic factorization as shown by the counter example in 131. Results in [4] show that multiple-output minimization leads to a minor loss in single stuck fault coverage and most of those undetected faults are redundant.
V. FUNCTIONAL TEST GENERATION FOR SYNTHESIZED FSM's
We use an extension of the PLA test generation method described in Section I1 to derive tests for the G and D faults in an FSM. The algorithm consists of the following three steps:
Step 1: Combinational Test generation.
Step 2: State Justification.
Step 3: Fault Propagation.
We sandwich the combinational test vector from Step 1 (derived using the cube based algorithm of Section 11) between the state justification and fault propagation sequences to obtain a complete test sequence for the G or D fault under consideration. A functional fault simulator for G and D faults was implemented and was used to reduce the fault list after the test sequence for a fault is generated. If the target fault is already activated (i.e., its effect has reached an NS line) by previously generated vectors, only fault propagation (Step 3) to a PO is performed. The pseudocode for the main test generation algorithm is shown in Fig. 2 .
State Justijication
The combinational test generation procedure, as implemented in GDCOMB produces the list of all test vectors Ct for a fault f with possible don't care entries for some PS bits. Any one of these vectors is sufficient to activate the fault in the time frame t. The state St (PS part of C t ) corresponding to any chosen vector must be justified to the state S , in which the fault-free FSM was left after the application of the last vector in the previous test sequence (generated for the preceding fault). The excitation state for the very first fault considered is justified to the reset state, assuming that the machine can be reset at power up even under faulty conditions. If an initialization sequence or a hardware reset is available, this could be any other minterm state instead of the reset (all 0) state. This assumption, used for simplicity in the present implementation, is not a basic limitation of our technique and can be removed in future implementations. Since all cube operations given in Section I1 are defined for the three-state logic (0, 1, X-) As an example, suppose we want to find all input cubes that will process is continued until either we reach a predefined limit on the length of the justification sequence 01-a user defined time limit or when the set of fanin cubes for a given St+, becomes empty, at which point backtracking is started. Backtracking is done by advancing the time frame forward (by decrementing t ) and choosing the next available cube among the fanin cubes to be justified. If no more cubes are available, advancing the time frames continues until we exhaust all cubes in Ct of the time frame t = 0. One significant advantage of our G and D fault model is that the effect of a fault can be represented by a single bit change in one of the cubes constituting the ON set of the affected function. For example, the effect of a G fault G ( i , j ) is to change the j t h variable in cube pi to I from 0 or 1. Similarly, the effect of a D fault D(i, k ) is to change the kth entry in the output part of cube p i from 1 to 0. A G fault causes the expansion of the affected cube in the functions fed by it, as seen on the Karnaugh map [see Fig. l(b) ]. A D fault will cause a cube to disappear from the affected function, and thus cause a contraction of the function as seen on Karnaugh map.
The justification procedure used here differs from the one used in [ 111 in the following aspects:
We use only the ON sets of the PO and PS functions. Thus we save on derivation and storage of OFF sets. We use the FSM with the fault introduced during justification. They use fault-free justification repeatedly until a test is found. We do not reuse the justification sequences already generated, as we justify to the last state from the preceding test sequence in the faulty FSM, unlike [ I l l which always seeks justification to a reset state in the fault free FSM.
J.L Fault Propagation
This step is required if the initial combinational test vector generated for the target fault does not propagate the effect of the fault to any PO but only to one or more next state lines. We will illustrate the algorithm using the example FSM of Fig. 1 . Consider the G fault G(2,3) in the FSM.
Step 1 yields the combinational test vector 101 as we derived in Section 11. This implies that 10 is the test vector and the machine should be in state 1 for this test to be effective. Let will give the required sensitizing condition. In our example (Section 11), p l is the only product term for the output C which is the only PO. PTLIST(1,2) is empty. Hence the propagation sequence is X1. If during step 3, we cannot find a product term of a PO that uses the required PS variable, we propagate the fault effect to some other next state output before we finally reach a PO, taking care not to allow propagation to the same next state line as in a previous time frame. To check for fault masking due to multiple path propagation, a fault simulation just for the fault under consideration is done for every propagation vector (in every time frame) as soon as it is generated. If there is fault masking, then a different product term is chosen for propagation.
For fault propagation, we always use the ON set of the faulty function, if the function is affected by the fault. Note that we can obtain the ON set of a faulty function by a simple bit change in one of its cubes. This propagation algorithm is quite different from 
Fault Simulation
A simple fault simulator based on the single-fault propagation technique is implemented. When a test sequence is found for a fault, the vectors in the sequence are run through the fault simulator. For each vector first a fault free logic simulation is carried out with the PI portion concatenated with the fault free state bits for the PS portion. The next state bits (fault free state) is saved for consideration with the next vector. Next, for each fault, modifications are introduced in the PM and the simulation is repeated with the PI portion of the vector concatenated with the PS portion in the faulty machine for the fault under consideration. The output responses are compared in the PO portion to check whether the fault is detected. If the fault is not detected, the next state bits (faulty state) are saved for the particular fault for consideration with the next vector.
Since we use the cube description of the logic function, simulation requires finding the Hamming distance of the vector to product terms. The outputs of all those product terms that have a distance of zero with the vector will be set to logic 1, and all other outputs will be set to logic 0.
Experimental Results
We developed a C program, GDSEQ, to generate test sequences for PLA based FSM's and general sequential circuits whose combinational function can be obtained in PM form. Wc cxpcrimcntcd on 26 of the synthesis benchmark FSM's. The characteristics of these circuits are shown in Table II . These circuits were available as symbolic state tables. The PM of the combinational portions of The multilevel FSM's were obtained from the PM by synthesis using MIS [23] performing only algebraic factorization. The last six circuits in Table I1 were state minimized using STAMINA [26] before state assignment and synthesis. The results obtained from GDSEQ are given in Table 111 . GDSEQ generated test sequences for all G and D faults in 15 of these circuits. The coverage of G and D faults in other circuits was lower due to reasons like sequential redundancy, time frame limit, and the backtrack time limit used in justification stage of the program. As stated earlier, a power-up reset was assumed only at the beginning of the test sequence. Next, the GDSEQ vectors were used to simulate all collapsed single stuck faults in the multilevel gate implementations of FSM's using a differential fault simulator [27] . As shown in Table 111 vectors gave 100% fault coverage for 18 of the synthesis benchmarks. The lower stuck fault coverage for the remaining circuits is due to reasons like GDSEQ aborting on some G and D faults, sequential redundancies in the FSM, and the presence of PIPS stem faults not guaranteed to be covered by tests for single G and D faults (see Theorem 2, Section 111).
It should be noticed that the stuck fault coverage is always higher than that of the G and D fault coverage. The useful vectors given in Table I11 were obtained when the vector set was truncated after detection of the last fault.
We used the latest version of the sequential test pattern generator Gentest [17] to verify the efficiency of GDSEQ. Gentest is a gatelevel test generator and uses the time frame expansion method. It has a differential fault simulator [27] to remove detected faults from the fault list after a test sequence is generated for a target fault. Besides being available to us, Gentest is quite comparable s208  s298  s344  s349  s382  s386  s400  s444  s510  s526  s52Gn  s820  s832  s1196  s1238  s1488  s1494   11  3  9  9  3  7  3  3  19  3  3  18  18  14  14  8  8   Circuit  Name   s27  s208  s298  s344  s349  s382  s386  s400  s444  s510  s526  s52Gn  s820  s832  s1196  s1238  s1488  s1494 Prod. Terms G-D 19, 10, 30 17, 20, 68 24, 26, 249 24, 26, 249 24, 27, 167 13, 13, 51 24, 27, 167 24, 27, 167 25, 13, 109 24, 27, 142 24, 27, 142 23, 24, 126 23, 24, 126 32, 32, 1050 32, 32, 1050 14, 25, 277 14, 25 , 277   Faults  47  202  309  1495  1495  1080  407  1080  1080  580  740  740  969  969  10077  10073  1876  1876 in performance to other state-of-the-art test generation programs [28] . We generated test sequences for stuck faults using Gentest in the multilevel implementations of FSM's. The vector set size, fault coverage (detected faults/total faults), and CPU times for Gentest on SUN SPARCstation 2 are given in Table 111 . Here also, power up reset is assumed. It may be seen that the stuck fault coverage of functional vectors is always equal or higher than the stuck fault coverage obtained by Gentest vectors, except in the case of trainll. In trainll the fanout branches of both the PI'S and one PS lead only to NS lines resulting in some of the stem faults not being detected by the single G and D fault test sets, and there were also a few propagation failures leading to a lower G and D fault coverage. Further, the CPU is far less than the test generation time taken by Gentest. GDSEQ turns out to be up to 1152 times faster on these circuits.
To examine the advantage of using testability preserving transformations in the synthesis of sequential circuits, we experimented with the circuit styr. The multilevel combinational portion of styr synthesized from a multiple-output minimized PM (as described in Section IV) was used to construct the multilevel FSM. GDSEQ generated a test sequence of 1354 vectors for the 1239 G and D faults in multiple-output minimized PLA based FSM. These vectors gave only 98.9% coverage (i.e., 1080 of 1091) of detectable stuck faults in the multilevel implementation, as opposed to the 100% coverage Table 111 . The lowering of fault coverage due to multiple-output minimization, though not large, is noticeable.
In Table IV , we give results for some of the larger FSM's that were available in the Berkeley Logic Interchange Format (BLIF). In BLIF, the FSM is described as a network of interconnected functional blocks where each functional block is a single output SOP. We used MIS to convert from BLIF to a single PM by the functions read-blif and write-pla. The circuit parameters after synthesis using algebraic transformations are indicated as number of gates and stuck faults in Table IV . As these circuits require large amounts of CPU time and memory, we ran GDSEQ on an IBM RS 6000/580 workstation for these circuits. The time taken for GDSEQ and the number of vectors generated are shown in Table IV. Table IV also shows the stuck fault coverage with functional vectors on the synthesized circuit, which again is higher than the coverage of functional faults. Our results demonstrate the capability of GDSEQ to obtain high stuck fault coverages even for very large FSM's. For circuits that are larger than the ones shown in Table IV , in terms of number of product terms, it is better to handle them as an interconnection of two-level PM's, rather than a single PM. To study the efficiency of the Functional vectors on general circuits that are not synthesized using testability preserving transformations we experimented with the ISCAS'89 benchmark circuits that were already available in the multilevel form. The characteristics of these circuits are shown in Table V. As the two-level functional description for these circuits is not available we extracted the ON set cubes of all PO and next state functions. The Sun SPARCstation 2 run times for cube extraction using a Podem-based technique [29] and single output minimization using Espresso [15] are given in the last two columns of Table V. We employed GDCOMB to derive tests from the PM description of the combinational portion of 18 of the ISCAS'89 benchmarks. These results are given in Table VI . GDCOMB derived vectors to cover all G and D faults. These vectors were then used to simulate all collapsed single stuck faults in the available multilevel form of the circuit. The coverage of single stuck faults by the Functional vectors is less than 100% in many cases as expected, as these multilevel forms were not synthesized using testability preserving transformations. Table VI also gives the results of test generation for stuck faults in the multilevel circuits by a gate-level test generator, Gentest [17] . The run times of GDCOMB are better for all circuits except s344, s349, ~1 1 9 6 , and ~1 2 3 8 .
The number of G and D faults for these circuits is four to nine times larger than that of the stuck faults, but in all cases the average time per fault taken by GDCOMB is much smaller than that of Gentest. 19, 10, 30 17, 20, 68 24, 26, 249 24, 26, 249 24, 27, 167 13, 13, 51 24, 27, 167 24, 27, 167 25, 13, 109 24, 27, 142 24, 27, 142 23, 24, 126 23, 24, 126 32, 32, 1050 32, 32, 1050 14, 25, 277 14, 25 quality of functional vectors. Comparing functional vector coverages with Gentest coverages of detected stuck faults, 11 out of 18 circuits have a better or equal coverage with functional vectors. This is due to the fact that some faults aborted by Gentest wcrc dctected by GDSEQ vectors. Of these 11 circuits, 9 also took less CPU time than Gentest. These 11 circuits are shown with an asterisk in Table VII. The CPU times for the functional approach and that of Gentest cannot be compared meaningfully for all ISCAS'89 circuits since the coverages are different. However, considering the 11 circuits where the GDSEQ vectors gave equal or greater coverage than Gentest, the functional approach (test generation + simulation) is up to 781.8 (for s386) times faster compared to Gentest, with an average speedup of 51.07. The CPU times for s1238 is higher than Gentest, as the number of G and D faults is more than seven times the number of stuck faults in the original circuit. The functional vector coverage of stuck faults is marginally lower (at most 2.7%) than Gentest coverages for five circuits, s208, s298, s444, s526, and sl196. The remaining two circuits (s344 and s526n) have lower fault coverage for GDSEQ than that obtained by Gentest. For these circuits, GDSEQ can be run with different values of time limit and frame limit per fault to generate more functional vectors for an improvement in multilevel stuck fault coverage.
Experimental Results on Resynthesized Circuits
To study the effect of resynthesis and testability on general circuits we resynthesized the ISCAS'89 circuits using testability preserving transformations. These circuits were synthesized from the extracted PM's as discussed above. The speed of these circuits can be improved by retiming transformations [21] , that also preserve testability. The characteristics of the resynthesized ISCAS'89 circuits are shown in Table VIII . Most of these resynthesized circuits are smaller in terms of the number of gates and the number of stuck faults.
We simulated the functional vectors generated earlier by GD-COMB, on synthesized combinational portion for stuck faults. Table   IX gives the results of simulation and test generation with Gentest for the synthesized combinational portions. As expected, the functional vectors gave 100% stuck fault coverage on the synthesized circuit, and the efficiency of GDCOMB is better than Gentest in terms of CPU time and time taken per fault, also.
We also simulated the functional vectors generated earlier by GDSEQ with functional vectors on the FSM's constructed out of the resynthesized combinational portions. Table X gives results of simulation and test generation with Gentest for the synthesized FSM's. Comparing functional vector coverages with Gentest coverages of the stuck faults, 11 out of 18 circuits have a better or equal coverage with functional vectors. Out of these 11 circuits, 9 are better in CPU times than Gentest for test generation. These 11 circuits are marked with an asterisk in Table X. The CPU times for s1196 and s1238 are higher as the number of G and D faults is more than five times larger than stuck faults. Considering the 11 circuits where the GDSEQ vectors gave equal or greater coverage than Gentest, the functional approach (test generation + simulation) is up to 516.86 (for s386) times faster compared to Gentest. The functional vector coverage of stuck faults is marginally (less than 0.7%) lower than gentest coverages for s208 and s298. Comparing the fault coverages in Table VII and X, resynthesis has improved the stuck fault coverage of functional vectors for 13 circuits and the Gentest coverages has also improved for 11 circuits. After resynthesis the functional vector coverage of stuck faults has reduced for four circuits, and Gentest coverages has reduced for six circuits.
VII. CONCLUSION
The model of growth and disappearance faults in the logic function of a FSM allows efficient test generation. We found that the functional test sequence derived by a prototype implementation of our test generation algorithm could achieve a very high coverage of single stuck faults in actual multilevel FSM implementations. We must, however, emphasize the usefulness of testability preserving transformations in synthesis as evidenced by our experiment with the circuit styr. The functional fault model also allows us to generate tests that are independent of the specific logic implementation. A major advantage of this approach is that functional test generation combined with fault simulation is considerably faster than gate-level algorithms that target stuck faults in a specific implementation. For the relatively few stuck faults that may not be detected by the functional test sequence, it is possible to generate additional tests using any gate-level sequential circuit test generator.
The proposed method is ideally suited for an automatic synthesis environment where the functional description of the combinational logic is available. Functional tests can be easily generated during synthesis, as the circuit description for test generation is the same as that for synthesis by MIS or SIS. Our results also show limitations of the method in dealing with very large circuits like some ISCAS'89 benchmarks where only gate-level description is given. The complexity of a single PM for the entire circuit can be prohibitive. A better approach would be to partition the circuit and solve the test generation problem for an interconnection of functional blocks, each described as a PM. We are currently exploring this approach. Another limitation arises when the given multilevel circuit is not prime and irredundant with respect to each output. The results, however, show that the loss of coverage is small. Test generation for those few undetected faults can be obtained by a gate-level test generator.
